


# Development of monolithic 3D ion traps microfabricated using SiO<sub>2</sub>-on-Si

Guido Wilpers, Patrick See, Patrick Gill, Alastair G Sinclair  
National Physical Laboratory, Teddington TW11 0LW, U.K.



## Motivation


Microfabricated traps are a necessary component to achieve scalability for ion trap QIP. Previous successful traps have included 1) 2D surface traps [1,2], 2) 3D Au coated alumina [3-5], 3) 3D degenerate Silicon [6], 4) monolithic 3D GaAs traps [7].

We have developed a design for a microfabricated ion trap based on SiO<sub>2</sub>-on-Si technology [8] for use in optical clock and QIP applications. The trap potential and electrical operating characteristics have been modeled, the fabrication process developed and fully processed traps are now available. The design offers


- \* manufacture based on planar processing to create a 3D trap,
- \* a monolithic design: no post-processing assembly,
- \* scalability to many segments,
- \* a unit aspect ratio: high efficiency, deep potential and
- \* low RF heating.

Present limitations on mechanical integrity and RF voltage amplitude have been addressed and solution are to be implemented shortly. Loading trials in a first trap are taking place at present.

## Concept




## Fabrication method



## Modelling

Finite element modelling of trap in 2D and 3D to calculate static potentials due to RF and DC electrodes.




Then calculate [9] resultant pseudopotential for <sup>88</sup>Sr using MATLAB.

## Typical operating parameters assuming trapping of <sup>88</sup>Sr<sup>+</sup>


Parameter				Unit
R	160	90	30	μm
V <sub>0</sub>	170	54	5.5	V
V <sub>DC</sub>	5.1	1.6	0.18	V
RF Freq., $\tau/2$	21	21	21	MHz
$r/2$	4.5	4.5	4.5	MHz
$z/2$	2.0	2.0	2.0	MHz
Radial depth	5	1.5	0.15	eV
Trap efficiency	70	75	79	%

## RF dissipation and heat generation

### Highly doped bulk silicon



### Low resistive heating



### Measurement results


- \* Heat is well conducted and spread through Si bulk.
- \* CLCC package transports heat to airside.
- \* Worst case estimate: 0.4 mW heat generated results in a 10 K temperature rise.
- \* Decreased trap size leads to lower RF voltages and reduced power dissipation.

### Ohmic contacts to silicon

- \* Contact resistance < 0.1 Ω, fully ohmic
- \* ensures bulk silicon is grounded

## Planar SiO<sub>2</sub>-on-Si technology


Processing is based on a monolithic, parallel technology used in photonics industry.



basis: highly doped n-Si wafer, 2.5 10<sup>-3</sup> cm  
Si-MAT, Germany: 15 μm of thermal oxide  
INEX, Newcastle: patterning, 15 μm oxide etch, double sided processing


## Underetch

- \* 2-sided isotropic DRIE for underetch of n-Si (in-house)
- \* 220 to 280 μm underetch (cf. design for 250 to 300 μm)





## Shadow evaporation

In-house development of shadow evaporation for metallisation of electrodes' internal surfaces.



Evaporation to within 50 μm of n-Si allows one to  
\* minimise the solid angle of dielectrics seen from ion,  
\* maximise the ion's direct view of electrodes.




## Electroplating of the 3D structure

### Initial problems:

- 1) dendritic growths on micron level
- 2) uneven inside coverage
- 3) dirty plating

### Introduced:

- \* oxygen plasma ash cleaning
- \* Metalor ECF64 pure Au plating
- \* tight temperature and pH-control
- \* stepwise plating of in- and outside electrodes with direct line of sight of bias field lines



### Achieved:

- \* smooth surfaces and edges, Ra < 50 nm



- \* homogenous internal coverage



## Structural integrity



Electrode breakage generally is low. An asymmetry of shear stress at RF electrode end appears to lead to cracking. Avoiding this asymmetry eliminates fractures.  
"Cantilevers" resonate ~ 200 kHz, fracture > 30 kV rf.



## Electrical breakdown

- \* Likely due to surface flashover between DC and RF electrodes at above ~ 400 V/μm [10].
- \* Our design keeps field < 5 V/μm; DC-tests up to 12V/μm show no problems.
- \* RF-tests: flashover occurs on inside of most tested chips at ~1V/μm assumed to be due to Au scattered during shadow evaporation onto inside insulator surface; SIMS shows Au there.
- \* Etching 50 nm of oxide after plating increases breakdown threshold.

## Electronic & vacuum package

### Advantages

- \* multiple electrical feedthroughs
- \* UHV compatible ~ 3 10<sup>-11</sup> mbar
- \* excellent optical access
- \* compact design
- \* fast turn around
- \* no in-vacuum electronics
- \* potential for further miniaturisation



## Conclusions & Outlook

We have designed and fabricated a linear RF ion trap to the constraints of a microfabrication process using gold-coated silica-on-silicon that is based on planar processing techniques used in the photonics industry.

- \* 3D unit-aspect ratio affords deep traps with high efficiencies,
- \* Au electrodes,
- \* highly conductive grounded silicon spacing layer,
- \* RF heating does not limit the trap performance,
- \* monolithic design,
- \* no post-processing assembly of electrodes,
- \* scalable to many-segment geometries.

We are now aiming to demonstrate the performance of our monolithic, microfabricated, 3D, unit aspect-ratio linear ion trap for QIP.

- [1] S. Seidelin et al., *Phys. Rev. Lett.* **96**, 253003(2006)
- [2] J. Labaziewicz, et al, *Phys. Rev. Lett.*, **100**, 013001 (2008).
- [3] W.K. Hensinger et al., *Appl. Phys. Lett.* **88**, 034101 (2006)
- [4] S. A. Schulz, et al, *New J. Phys.* **10**, 045007 (2008).
- [5] R. B. Blakestad, et al, *Phys. Rev. Lett.* **102**, 153002 (2009).
- [6] J. Britton, *Appl. Phys. Lett.* **95**, 173102 (2009)
- [7] D. Stick et al., *Nature Physics* **2**, 36 (2006)
- [8] M. Brownnutt et al., *N. J. Phys.* **8**, 232 (2006)
- [9] M.J. Madsen et al., *Appl. Phys. B* **78**, 639 (2004)
- [10] A. Blackburn et al., *J. Vac. Sci. Tech. B* **22** 1298 (2002)