



## Surface Electrode Ion Microtrap Fabrication





## Junction trap


- Trapped single and multiple ions
- Shuttled ion single axis (830  $\mu\text{m}$ ) -  $10^5$  repeat fidelity
- Shuttled to each leg of junction  $10^6$  times without ion loss
- **Successful junction shuttling in two different Y-junction models**




Time lapse image in the junction - a single ion moving up each leg  
Image of a trapped ion - loading hole is illuminated by the oven



(a) Finite element model of charge distribution  
(b) Design minimized RF potential axial variation  
(c) Electrode voltages for shuttling past shorted electrode




With 4 metal levels, all electrode routing will be invisible to ion.



## 4 level metal

Development - Four metal layer process:




- Routing of RF and Crossing of DC electrodes is required away from trapping regions
- Allows for interior RF/DC electrodes to be wired (e.g. ring trap)
- Simplifies simulations by eliminated need to model effect of leads
- DC lead crossings below M4 electrode level and above M1 ground
- RF routing in stripline configuration with RF, below trap electrode level



## Ring Traps and Cavity QED – MQCO collaboration




### Ring Trap

- Requires 4 metal level fabrication
- CPO simulation for barium ions
- RF drive frequency of 40 MHz, 300 V amplitude
- 624 micron radius ring of ions
- 60  $\mu\text{m}$  wide RF electrodes, 100  $\mu\text{m}$  separation



### Cavity QED Trap

- Integrate with linear trap
- Sandia will test with  $\text{Yb}^+$
- Loading slot custom designed for cavity thru-hole
- Mount registered to Si chip
- Goal of  $C_1 > 0.2$  for  $\text{Yb}^+$  and 10% light collection efficiency




## On chip capacitors

### Metal Insulator Metal Capacitors


- Higher capacitance density for trench capacitors (94.3  $\text{fF}/\mu\text{m}^2$  vs. 1.3  $\text{fF}/\mu\text{m}^2$ ).
- Capacitors are located within microns of DC electrode.
- 1nF trench capacitor is about the size of an electrode

### Trench Capacitors




## Ion Trap Packaging

Commercial off-the-shelf Kyocera 100 pin package  
• Plug-&-Play design




Over-coating capability of trap - Au and Al see in figure



Multi-level metalization and low profile wire bonding minimize interference with lasers


## Integrated Diffractive and Micro Optics

- Can realize transmissive and/or reflective integrated optics
- Off-axis capability  $\rightarrow$  dense optic arrays with 100% fill factor
- Entire lens set is aligned to ions and in-vacuum fiber connector
- Maximum photon interaction in a simple, robust configuration




### Existing Sandia Capabilities

- Diffractive Optical Element (DOE) arrays in fused silica with 100% fill factor
- Fused silica and lithium fluoride polarizers with extinction ratios  $> 100:1$
- Microwaveplates with 9.4 $^\circ$  rms variation across broad MWIR band




Sandia DOE array in fused silica with 100% fill-factor  
Optical microscope (L) and SEM (R) images



Broadband extinction ratio of microfabricated polarizer in fused silica

### Milestones

- Fabricated 8-level F/1 lenses with focused spot diameters  $< 1\mu\text{m}$  at 397 nm
- Multi-fiber feed-throughs and in-vacuum connectors survive bake-out and maintain ultra-high vacuum



G.R. Brady et al. arXiv:1008.2977v1